Digital PLL Achieves a Power Consumption of 0.265 mW

News Scientists at Tokyo Institute of Technology have developed an advanced phase-locked loop[1] (PLL) frequency synthesizer that can drastically cut power consumption. This digital PLL could be an attractive... Contributed Author: Tokyo Institute of Technology Topics: RF